

FIG. 1






FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7






FIG. 9




FIG. 10




FIG. 11

FIG. 16A-16Z




FIG. 17A-17M





FIG. 12






FIG. 13




FIG. 14





FIG. 15



MPC855T-66MHz




FIG. 16B

MPC855T-66MHz

PROCESSOR CONTROL

MEMORY CONTROL SIGNALS

$\overline{WE0}/\overline{BS_B0}/\overline{IORD}$
 $\overline{WE1}/\overline{BS_B1}/\overline{IOWR}$
 $\overline{WE2}/\overline{BS_B2}/\overline{PCOE}$
 $\overline{WE3}/\overline{BS_B3}/\overline{PCWE}$

$WE0\#/BSB0\#$

$WE1\#/BSB1\#$

$WE2\#/BSB2\#$

$WE3\#/BSB3\#$

33 OHM,EXB-8V

$\overline{GPL_A0}/\overline{GPL_B0}/\overline{CS0}$

$GPL_A0\#$

$\overline{GPL_A1}/\overline{GPL_B1}/\overline{CS1}$

$GPL_A1\#$

$\overline{GPL_A2}/\overline{GPL_B2}/\overline{CS2}$

$GPL_A2\#$

$\overline{GPL_A3}/\overline{GPL_B3}/\overline{CS3}$

$GPL_A3\#$

PROCESSOR ADDRESS BUS

$ADDR[31-0]$

$ADDR31$

$ADDR3$

A0

A31

$ADDR0$

$\overline{CS2}$

$CS2\#$

CLKOUT

CLOCKOUT

OP3/MODCK2/DSDO

MODCK2

OP2/MODCK1/STS

MODCK1

FIG. 16C

CONTROL PROCESSOR




FIG. 16D




FIG. 16E

CONTROL MICROPROCESSOR

MPC855T-66MHz




FIG. 16F




FIG. 16G




FIG. 16H




FIG. 16I




FIG. 16J




FIG. 16K




FIG. 16L




FIG. 16M




FIG. 16N





FIG. 160




FIG. 16P

MPC855T-66MHz




FIG. 16Q




FIG. 16R

CONTROL PROCESSOR




FIG. 16S




FIG. 16T

CONTROL MICROPROCESSOR

MPC855T-66MHz




FIG. 16U




FIG. 16W




FIG. 16X




FIG. 16Y

CONTACT CLOSURE OUTPUTS
(4EA SPDT CHANNELS)




FIG. 16Z

MPC855T-66MHz




FIG. 17A




FIG. 17B




FIG. 17C




FIG. 17D

CONTROL MICROPROCESSOR


MPC855T-66MHz

| | |
|-------------------------|------------------------|
| PD3/MII_TXD1 | PD4/MII_TXD2 |
| PD5/MII_TXD3 | PD6/MII_RXDV |
| PD7/MII_RX_ERR | PD8/MII_RX_CLK |
| PD9/MII_TXD0 | PD10/MII_RXD0 |
| PD11/MII_TX_ER | PD12/L1SYNCEB/MII_MDC |
| PD13/L1TSYNCEB/MII_RXD1 | PD14/L1RSYNCA/MII_RXD2 |
| PD15/L1TSYNCA/MII_RXD3 | MII_CRS |
| MII_MDIO | MII_TX_EN |
| MII_COL | IRQ7/MII_TX_CLK |

| | |
|--------------------|--|
| PB23/SMSYN1/SDACK1 | |
| PA15/RXD1 | |
| PA14/TXD1 | |

| | |
|-------------------------------|-----------------------------|
| PA6/CLK2/TOUT1/BRGCLK1 | PA7/CLK1/TIN1/L1RCLKA/BRG01 |
| PA4/CLK4/TOUT2 | PA5/CLK3/TIN2/L1TCLKA/BRG |
| PA2/CLK6/TOUT3/L1RCLK/BRGCLK2 | PA3/CLK5/TIN3/BGROUT3 |
| PA0/CLK8/TOUT4/L1TCLKB | PA1/CLK7/TIN4/BGR04 |

FIG. 17E






FIG. 17G




FIG. 17H




FIG. 17J




FIG. 17K





FIG. 17L




FIG. 17M